INFORMATION DISCLOSURE CITATION IN AN APPLICATION

(PTO-1449)

ATTY. DOCKET NO. **57454-206**	SERIAL NO.

APPLICANT **Yasuhiro NUNOMURA**

FILING DATE **August 14, 2001**	GROUP

(barcode: 11000 U.S. PTO 09/928358 08/14/01)

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE

FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	Translation Yes	Translation No
FF	8-6681	1/12/1996	Japan (w/ English Abstract)	—	—		
FF	5-28116	2/5/1993	Japan (w/ English Abstract)	—	—		

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

FF	"Computer Architecture: Design and Performance", B. Wilkinson, April 30, 1994, p. 210.
	"Real-Time Task Scheduling for a Variable Voltage Processor", T. OKUMA et al., The Journal of The Institute of Electronics, Information and Communication Engineers, C Vol. J83-C No. 6, June 2000, pp. 454-462.

EXAMINER *(signature)*	DATE CONSIDERED 8/30/2004

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.